Добавил:
Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
S5000PSL.pdf
Скачиваний:
71
Добавлен:
12.04.2015
Размер:
3 Мб
Скачать
☆

Intel® Server Boards S5000PSL and S5000XSL TPS

Functional Architecture

3.2.1PCI Subsystem

The primary I/O buses for the server board are PCI, PCI Express*, and PCI-X, with six independent PCI bus segments. The PCI buses comply with the PCI Local Bus Specification, Revision 2.3. The following table lists the characteristics of the PCI bus segments. Details about each bus segment follow the table.

Table 8. PCI Bus Segment Characteristics

PCI Bus Segment

Voltage

Width

Speed

Type

PCI I/O Card Slots

 

 

 

 

 

 

 

PCI32

3.3

V

32-bit

33 MHz

PCI

None. Used internally for video controller

ESB2-E

 

 

 

 

 

 

 

 

 

 

 

 

 

PXA

3.3

V/5.0 V

64-bit

100 MHz

PCI-X

PCI-X Slot 1

ESB2-E

 

 

 

 

 

 

 

 

 

 

 

 

 

PXA

3.3

V/5.0 V

64-bit

133 MHz

PCI-X

PCI-X Slot 2

ESB2-E

 

 

 

 

 

 

 

 

 

 

 

 

 

PE0

3.3

V

x4

10 Gb/S

PCI

x4 throughput PCI Express* Slot 4

ESB2-E PCI

 

 

 

 

Express*

(Special keyed for ROMB card)

Express* Port0

 

 

 

 

 

 

PE1

3.3

V

x4

10 Gb/S

PCI

x4 throughput PCI Express* Slot 3 (SAS

ESB2-E PCI

 

 

 

 

Express*

SKU); x8 throughput PCI Express* Slot 3

 

 

 

 

 

by combining PE2 and PE1 (SATA and

Express* Port1

 

 

 

 

 

 

 

 

 

 

ROMB SKU)

 

 

 

 

 

 

 

 

 

 

 

 

 

PE2

3.3

V

x4

10 Gb/S

PCI

X4 throughput to on-board SAS (re-routed

ESB2-E PCI

 

 

 

 

Express*

to Slot 3 in SATA SKU or ROMB SKU)

Express* Port2

 

 

 

 

 

 

PE4, PE5

3.3

V

x8

20 Gb/S

PCI

x8 throughput PCI Express* Slot 5

BNB PCI Express*

 

 

 

 

Express*

 

Ports 4, 5

 

 

 

 

 

 

 

 

 

 

 

 

 

PE6, PE7

3.3

V

x8

20 Gb/S

PCI

x8 throughput PCI Express* Slot 6

BNB PCI Express*

 

 

 

 

Express*

 

Ports 6, 7

 

 

 

 

 

 

 

 

 

 

 

 

 

3.2.1.1PCI32: 32-bit, 33-MHz PCI Subsystem

All 32-bit, 33-MHz PCI I/O is directed through the ESB2-E ICH6. The 32-bit, 33-MHz PCI segment created by the ESB2-E-ICH6 is known as the PCI32 segment. The PCI32 segment supports the following embedded devices:

2D Graphics Accelerator: ATI* ES1000 Video Controller

3.2.1.2PXA: 64-bit, 133-MHz PCI Subsystem

One 64-bit PCI-X bus segment is directed through the ESB2-E ICH6. This PCI-X segment, PXA, is routed to PCI-X Slots 1 and 2. With only one PCI-X adapter populated in Slot 2 and Slot 1 left empty, PCI-X Slot 2 supports a maximum speed of 133 MHz. With both Slot 1 and Slot 2 populated, Slot 2 supports a maximum speed of 100MHz. PCI-X Slot 1 supports a maximum speed of 100 MHz even when Slot 2 is not populated.

Revision 1.7

25

 

 

Intel order number: D41763-008

Functional Architecture

Intel® Server Boards S5000PSL and S5000XSL TPS

3.2.1.3PE0: One x4 PCI Express* Bus Segment

One x4 PCI Express* bus segment is directed through the ESB2-E. This PCI Express* segment, PE0, is routed to PCI Express* Slot 4 that is special keyed to support ROMB card.

3.2.1.4PE1: One x4 PCI Express* Bus Segment

One x4 PCI Express* bus segment is directed through the ESB2-E. This PCI Express* segment, PE1, is routed to PCI Express* Slot 3. This becomes a x8 PCI Express* bus segment by combining PE2 with PE1 for SATA server board or ROMB server board that do not have onboard SAS controller.

3.2.1.5PE2: One x4 PCI Express* Bus Segment

One x4 PCI Express* bus segment is directed through the ESB2-E. This PCI Express* segment, PE2, is routed to PCI Express* Slot 3 for server boards that do not have on-board SAS controller (SATA server board or ROMB server board), or to the on-board SAS controller for server boards that do have on-board SAS controller (SAS server board).

3.2.1.6PE4, PE5: Two x4 PCI Express* Bus Segments

Two x4 PCI Express* bus segments are directed through the MCH. These PCI Express* segments, PE4 and PE5, are routed to PCI Express* Slot 5.

3.2.1.7PE6, PE7: Two x4 PCI Express* Bus Segments

Two x4 PCI Express* bus segments are directed through the MCH. These PCI Express* segments, PE6 and PE7, are routed to PCI Express* Slot 6.

3.2.1.8PCI Express* Riser Slot

PCI Express* Slot 6 supports third-party riser cards for both 1U and 2U system configurations. Two PCI Express* pins are designated as Riser Type pins with the definitions noted in the following table:

26

Revision 1.7

 

 

Intel order number: D41763-008

Соседние файлы в предмете [НЕСОРТИРОВАННОЕ]